Implementation of a High Speed Four Transmitter Space-Time Encoder using Field Programmable Gate Array and Parallel Digital Signal Processors (2006)
Type of ContentConference Contributions - Published
PublisherUniversity of Canterbury. Electrical and Computer Engineering
AuthorsGreen, P.J., Taylor, D.P.show all
This paper describes the concept, architecture, development and demonstration of a high performance, 4 transmitter, real-time space time encoder designed for research into transmitter diversity and multiple input and multiple output (MIMO)wireless systems. It is implemented on a Xilinx Virtex 2 Pro Field Programmable Gate Array (FPGA) and parallel processing on multiple Freescale DSP56321 digital signal processors (DSP). The system is software defined to allow for flexibility in the choice of transmit modulation formats, data rates and space-time coding schemes. Hardware, firmware and software aspects of the space time encoder system to meet design requirements are discussed. The testing and demonstration of the system running the Alamouti space time coding scheme is covered.
CitationGreen, P.J., Taylor, D.P. (2006) Implementation of a High Speed Four Transmitter Space-Time Encoder using Field Programmable Gate Array and Parallel Digital Signal Processors. Kuala Lumpur, Malaysia: Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA 2006), 17-19 Jan 2006. Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06), 466-471.
This citation is automatically generated and may be unreliable. Use as a guide only.