Implementation of a High Speed Four Transmitter Space-Time Encoder using Field Programmable Gate Array and Parallel Digital Signal Processors
| dc.contributor.author | Green, P.J. | |
| dc.contributor.author | Taylor, D.P. | |
| dc.date.accessioned | 2010-07-15T20:47:50Z | |
| dc.date.available | 2010-07-15T20:47:50Z | |
| dc.date.issued | 2006 | en |
| dc.description.abstract | This paper describes the concept, architecture, development and demonstration of a high performance, 4 transmitter, real-time space time encoder designed for research into transmitter diversity and multiple input and multiple output (MIMO)wireless systems. It is implemented on a Xilinx Virtex 2 Pro Field Programmable Gate Array (FPGA) and parallel processing on multiple Freescale DSP56321 digital signal processors (DSP). The system is software defined to allow for flexibility in the choice of transmit modulation formats, data rates and space-time coding schemes. Hardware, firmware and software aspects of the space time encoder system to meet design requirements are discussed. The testing and demonstration of the system running the Alamouti space time coding scheme is covered. | en |
| dc.identifier.citation | Green, P.J., Taylor, D.P. (2006) Implementation of a High Speed Four Transmitter Space-Time Encoder using Field Programmable Gate Array and Parallel Digital Signal Processors. Kuala Lumpur, Malaysia: Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA 2006), 17-19 Jan 2006. Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06), 466-471. | en |
| dc.identifier.doi | https://doi.org/10.1109/DELTA.2006.55 | |
| dc.identifier.isbn | 978-0-7695-2500-6 | |
| dc.identifier.uri | http://hdl.handle.net/10092/4110 | |
| dc.language.iso | en | |
| dc.publisher | University of Canterbury. Electrical and Computer Engineering | en |
| dc.rights | c) 2006 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other users, including reprinting/ republishing this material for advertising or promotional purposes, creating new collective works for resale or redistribution to servers or lists, or reuse of any copyrighted components of this work in other works. | en |
| dc.rights.uri | https://hdl.handle.net/10092/17651 | en |
| dc.subject.marsden | Fields of Research::290000 Engineering and Technology::290900 Electrical and Electronic Engineering | en |
| dc.subject.marsden | Fields of Research::290000 Engineering and Technology::291700 Communications Technologies::291799 Communications technologies not elsewhere classified | en |
| dc.title | Implementation of a High Speed Four Transmitter Space-Time Encoder using Field Programmable Gate Array and Parallel Digital Signal Processors | en |
| dc.type | Conference Contributions - Published |
Files
Original bundle
1 - 1 of 1