even though the design is formally ECL, the schematic diagram in Fig. 1 clearly shows double emitter followers in the feedback path. Using double emitter followers in a −3.8 V design became possible only due to the unusual nature of the dynamic design, where signals generated by the upper differential pair (they could be called 'data') are fed back into a lower differential pair (where 'clock' is normally applied).

**Conclusion:** We have designed and tested a 100 GHz dynamic frequency divider in a 207 GHz f/2/285 GHz f_{MAX} 0.12 μm SiGe bipolar technology. To our knowledge, this is the highest number of static ECL divider, designed in the same 0.12 μm SiGe bipolar technology. Compared to the previous generation 120 GHz f/2/100 GHz f_{MAX} 0.18 μm SiGe BiCMOS technology, this device shows approximately a 2x increase in performance. Comparing static divider data for both technologies we expect that 0.12 μm SiGe static divider performance will benefit significantly from using a double emitter follower ECL circuit topology.

**Acknowledgments:** The authors thank IBM Microelectronics for chip fabrication support. They also thank M. Meghelli, S. Gowda, D. Friedman, M. Soyuer, M. Oprysko and B. Meyerson for many discussions, help and support.

© IEE 2003 25 October 2002
Electronics Letters Online No: 20030164
DOJ: 10.1049/el:20030164
A. Rylyakov (IBM T.J. Watson Research Center, Yorktown Heights, NY 10598, USA)
E-mail: sasha@us.ibm.com
L. Klapproth (SHF Communications Technologies AG, Amalienstrasse 14, 12247 Berlin, Germany)
B. Jagannathan and G. Freeman (IBM Microelectronics Semiconductor Research and Development Center, Hopewell Junction, NY 12533, USA)

**References**


**Class-F dual-fed distributed amplifier**

K.W. Eccleston

The single-ended dual-fed distributed amplifier allows efficient combing of the output power of several FETs without bulky power combiners. It is shown that this configuration can be operated under class-F operating conditions, thereby allowing high efficiencies.

Introduction: The conventional distributed amplifier offers broad bandwidth but has low efficiency since half of the FET output power is wasted in an idle termination, and only one of the FETs is fully utilised. Further, such amplifiers are normally operated in the class-A mode which has an inherently low efficiency. The single-ended dual-fed distributed amplifier (SE-DFDA) [1] allows all the FET output power to be utilised. The work of Moazzam and Athinson [1] only considered single-FET SE-DFDAs. The SE-DFDA concept can be extended to N FETs, and if the FETs are spaced 180°, all FETs have identical loadlines, which can be chosen optimally [2]. The SE-DFDA therefore allows efficient power combing of FET output power without using bulky multi-way power combiners [2]. In the previous work on the power SE-DFDA, class-A [2] and class-B [3] operation was demonstrated. A class-F amplifier [4] can offer both high output power and high efficiency (up to 100% for ideal transistors). To date, the developments reported in the literature pertaining to class-F amplifiers have essentially only considered single transistor amplifiers. In this Letter we propose a class-F single-ended dual-fed distributed amplifier (SE-DFDA) configuration that combines several FETs. This proposal therefore partners the SE-DFDA power combing approach with the high efficiency of class-F operation.

**Fig. 1 Circuit diagram of 3-FET class-F single-ended dual-fed distributed amplifier (electrical lengths specified at fundamental frequency)**

**Class-F dual-fed distributed amplifier:** In class-F operation, the input drive is established so that the drain current is a half-sinusoid waveform similar to that in class-B operation, and the drain voltage is a square waveform. High efficiency results as the drain voltage is low when the drain is conducting and vice-versa. To achieve a square drain voltage waveform, the load presented to the drain is resistive for the fundamental, short-circuit for the even harmonics and open-circuit for the odd harmonics. This can be achieved by coupling a parallel resonant load to the FET drain with a quarter-wave transformer. The resonator also suppresses harmonics at the output. For a square waveform to exist, odd harmonics must be present in the drain current and is achieved by appropriate choice of the FET gate bias voltage and input power so that the drain current waveform is not a pure half-sinusoid [4].

Fig. 1 shows the circuit topology of the proposed class-F single-ended dual-fed distributed amplifier and is based on the single-ended dual-fed distributed amplifier [2, 3]. Critical impedances and electrical lengths are indicated in Fig. 1. The dual-feeding of both the gate and drain lines is achieved by the short circuit terminations at the ends of the gate and drain lines farthest from the input and output ports, respectively. These short-circuit terminations allow DC bias voltages to be fed to the FETs and short-circuit the FET drains at even harmonics. The load for the SE-DFDA drain line consists of a quarter-wave transformer that is terminated by the external resistive load (Zo) and a series of stubs, where Zo is typically 50 ohm. The open-circuit stubs short-circuit the load at the third and fifth harmonics and the adjacent short-circuit stubs parallel resonate the open-circuit stubs at the fundamental frequency. Therefore, the quarter-wave transformer is
terminated with $Z_o$ at the fundamental, and short-circuited at the third and fifth harmonics. More stub resonators can be added to handle higher-order odd harmonics but the FET typically suppresses these.

For maximum output power and efficiency, we establish drain current and voltage waveforms so that the FET saturation region is fully utilized and means that the drain current varies between 0 and $I_{D\text{max}}$, and the drain voltage varies between $V_{D\text{min}}$ and $V_{D\text{max}}$ are defined by the FET saturation region and maximum allowable limits (and perhaps the power supply). The drain DC bias is therefore $(V_{D\text{max}} + V_{D\text{min}})/2$. Fourier series analysis of the drain current and voltage waveforms for class-F operation indicates that the amplitudes of the fundamental components of drain voltage and current are $4(V_{D\text{max}} - V_{D\text{min}})/(N_{D\text{max}}/2)$, respectively, and hence the optimum fundamental load resistance for a FET is equal to $4(V_{D\text{max}} - V_{D\text{min}})/(N_{D\text{max}}/2)$.

The quarter-wave transformer characteristic impedance ($Z_{D\text{QW}}$) is chosen so that the resistive termination presented to the drain line is equal to the characteristic impedance of the drain line ($Z_{D\text{DC}}$), and hence $Z_{D\text{QW}} = \sqrt{(Z_{D\text{DC}})}$. By considering both forward and reverse travelling waves on the drain line, it can be shown that the resistive load that each FET sees at the fundamental is $N_{D\text{max}}Z_{o}N$ where $N$ is the number of FETs [2]. Thus the optimum value of drain line characteristic impedance is:

$$Z_{D\text{QW}} = \frac{4}{\pi} \frac{(V_{D\text{max}} - V_{D\text{min}})}{N_{D\text{max}}}$$  \hspace{1cm} (1)

**Design and simulation:** To demonstrate the proposed amplifier and design method, a 2-FET class-F SE-DFDA was designed for operation at 1.8 GHz. The FET considered was a Fujitsu FLK012XP GaAs FET chip. Based on the FET I/V characteristics and recommended safety limits, $V_{D\text{max}}$, $I_{D\text{max}}$, and $I_{D\text{min}}$ are 20 V, 10 V and 60 mA, respectively. Using (1), the optimum drain line characteristic impedance is 95 $\Omega$, and hence for a 50 $\Omega$ load, $Z_{D\text{QW}} = 69 \Omega$. The optimum drain bias voltage is 5.5 V and the gate bias voltage was set to -1.7 V so that the drain current waveform is essentially a half-sinusoid with some odd harmonic content. The gate line characteristic impedance ($Z_{G\text{QW}}$) was 30 $\Omega$ so that the effects of FET input loading are minimal at 1.8 GHz and yet the gate line width is reasonable. The input quarter-wave transformer characteristic impedance ($Z_{G\text{QW}}$) was 39 $\Omega$ to couple the 50 $\Omega$ generator to the gate line.

**Fig. 2 Simulated output power, gain and efficiency at 1.8 GHz of 2-FET class-F SE-DFDA**

Under the condition of an input excitation to fully utilise the FETs according to the above mentioned limits, and the amplitudes of the fundamental components of drain voltage and current are 5.73 V and 0.03 mA, and the DC drain current is 19 mA. Therefore the output power and drain DC efficiency under this condition are 22.4 dBm and 82%, respectively.

A harmonic balance simulation (with eight harmonics) was performed, with the FETs represented by a Statz-Ratheon large-signal model. Fig. 2 shows the simulated large-signal transfer function, power gain and power added efficiency at 1.8 GHz. With an input frequency and power of 1.8 GHz and 0 dBm, respectively, the simulated drain voltage and current waveforms are consistent with the waveforms assumed in the design calculations, and the FET load lines are identical. Under this condition, the simulations reveal that the output power is 21.5 dBm and the drain DC efficiency is 69%. The output spectrum shows that the harmonics are suppressed by the output stub resonators. The simulation results are therefore consistent with theoretical expectations.

**Conclusion:** We have demonstrated the viability of a class-F single-ended dual-fed distributed amplifier. The single-ended dual-fed distributed amplifier configuration allows the output powers of several FETs to be combined without multi-way power combiners and dividers. Class-F operation offers both maximum output power from the FETs as well as high efficiency. Combining two class-F SE-DFDAs with hybrids, to form a balanced amplifier, will result in good port match. Artificial transmission lines or photonic-bandgap structures can be used to reduce the physical lengths of the transmissions lines used in this amplifier.

© IEE 2003

ELECTRONICS LETTERS 23rd January 2003 Vol. 39 No. 2

Jun Heo

**Analysis of scaling soft information on low density parity check code**

**Introduction:** Recently developed density evolution has achieved the analytic capacity of low density parity check (LDPC) codes. In [1], the density evolution technique was recursively used to track the density of extrinsic message between the variable nodes and check nodes of LDPC codes. A simplified version of density evolution was introduced with a Gaussian approximation in [2]. The Gaussian approximation was based on the fact that the extrinsic information can be well approximated as a Gaussian random variable as the number of iterations increases. While [1] and [2] were based on the sum-product algorithm, the density evolution technique based on the min-sum algorithm was derived in [3, 4].

In the literature, it was experimentally shown that the scaling of soft information results in better performance, which was viewed as either slowing down the convergence of iterative decoding or reducing the overestimation error when the sum-product algorithm is replaced with the min-sum algorithm [5]. For both approaches, however, it is not clear when scaling results in a significant performance gain and it is quite heuristic to determine the optimal scaling factor.

**References**